Wishbone Bus
The Wishbone Bus is a common non-proprietary system bus used by the OpenCores project. The aim is to allow the connection of differing cores to each other inside of a chip.
External links
- http://www.opencores.org/projects.cgi/web/wishbone/wishbone – Wishbone Bus project page